

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


Claim 1	Accused Instrumentalities
<p>A double-gate FinFET device, comprising:</p>	<p>The Accused Instrumentality comprises a double-gate FinFET device.</p> <p>For example, Defendants Samsung and GloFo provide the following graphic.¹</p> <div data-bbox="959 490 1539 984" data-label="Image"> </div> <p>“In FinFET transistor [<i>sic</i>], the gate is placed on multiple sides of each source and drain, controlling the current leakage more effectively.”²</p> <p>According to Defendant Samsung: “This platform . . . allows us to manufacture the highest performing, most energy efficient chips required for tomorrow’s computing needs. For the first time, production with the most advanced 14nm FinFET technology will be available at multiple locations in the U.S. and Korea to meet the growing supply demands of our customers. As a result of this strategic collaboration, true design compatibility will reside in Korea, Texas and New York.”³</p> <p>“In leading mass production of advanced FinFET logic process, Samsung announced in Q1 of 2015</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>the launch of the Exynos 7 Octa processor built on the industry's first 14nm LPE (Low-Power Early) process.”⁴ On January 14, 2016, Defendant Samsung announced, “mass production of advanced logic chips utilizing its 14nm LPP (Low-Power Plus) process, the 2nd generation of the company's 14nm FinFET process technology.”⁵</p> <p>“With the new 14nm LPP process, Samsung continues to demonstrate its process technology leadership, and unparalleled performance and power efficiency for its Exynos 8 Octa processor and its many foundry customers including Qualcomm Technologies, Inc. The Qualcomm® Snapdragon™ 820 processor uses Samsung's new 14nm LPP process and is expected to be in devices in the first half of [2016].”⁶</p> <p>According to Charlie Bae, Executive Vice President of Sales & Marketing, System LSI Business, Samsung Electronics: “We are pleased to start production of our industry-leading, 2nd generation 14nm FinFET process technology that delivers the highest level of performance and power efficiency. Samsung will continue to offer derivative processes of its advanced 14nm FinFET technology to maintain our technology leadership.”⁷</p> <p>The Accused Instrumentality incorporates a “three-dimensional (3D) FinFET structure on transistors [that] enables significant performance boost and low power consumption. Samsung's new 14nm LPP process delivers up to 15 percent higher speed and 15 percent less power consumption over the previous 14nm LPE process through improvements in transistor structure and process optimization. In addition, use of fully-depleted FinFET transistors brings enhanced manufacturing capabilities to overcome scaling limitations.”⁸ According to Defendant Samsung, “[t]he advantages to the 14nm FinFET platform is a result of utilizing 3D FinFET transistors to enable a 35% savings in power consumption compared to 20nm planar technology without sacrificing performance. It also can be tuned for high-performance wired applications for a 20% boost in output at constant power.”⁹</p> <p>For example, according to Defendant Samsung, “[w]ith 14nm FinFET process technology, Exynos 7870 consumes up to 30% less power than its predecessor built on 28nm HKMG process at the same performance level. With 14nm FinFET process, octa-core 64-bit CPUs offer a perfect balance between performance and power efficiency.”¹⁰</p>
--	---

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

The following image shows an example of the Accused Instrumentality.¹¹



“The Exynos 7420 is Samsung’s first 14 nm bulk finFET based application processor that is adopted in the Samsung’s Galaxy S6 smartphone. The Exynos 7420 is a 64 bit octa-core processor with ARM big.LITTLE architecture which contains 2.1 GHz quad core Cortex A57 and 1.5 GHz quad core Cortex A53 CPUs, ARM Mali-T760MP8 GPU, and LPDDR4 as a memory interface.

The Exynos 7420 is fabricated by a 14 nm process technology adopting finFET architecture with 12 levels of metallization (10 Cu, 1 Al, and 1 W), and a high-k dielectric replacement metal gate (HKMG) process on a bulk silicon substrate. The transistor’s channel, source and drain regions are formed on a silicon fin protruding from the substrate, with the gate wrapped around three sides of the fin. The isolation trenches are likely formed using a two different depth etch process to facilitate the better isolation between adjacent finFET devices (set of fins) with deeper isolation trenches.

A high-k gate dielectric (HfO) with a SiO₂ interfacial layer are used as a gate dielectric for PMOS and NMOS transistors that use different metal gates. PMOS metal gate stacks consist of AlTiN

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>work function adjustment layer, AlTiC, metal oxide (likely AlTiO), TiN capping layer and W gate filling metal. W is not filled in the narrow space of gate trenches in standard logic PMOS transistors including SRAM PMOS pull-up transistors. AlTiN PMOS work function layer is likely removed from NMOS transistors prior to depositing NMOS work function adjustment layer (AlTiC). NMOS metal gate stacks start with remnant AlTiN PMOS work function layer, AlTiC NMOS work function layer, metal oxide (likely AlTiO), TiN capping layer and W gate filling metal.</p> <p>The finFET channel is oriented to the <110> directions with minimum gate length 27 nm for PMOS transistor and 30 nm for NMOS transistor in logic region. Embedded SiGe in PMOS source/drain regions apply compressive strain to transistor P-channel to increase holes' mobility and improve transistor performance.</p> <p>Lower seven levels of copper metallization employ similar dense metal line with a fine pitch indicating 1x routing and minimum metal pitch in 1x routing levels is observed at metal 2 level as 67 nm of pitch.</p> <p>The device features a 78 nm minimum observed contacted gate pitch, 49 nm minimum observed fin pitch and 0.08 μm^2 minimum observed 6T SRAM cell area.”¹²</p> <p>“The Samsung Exynos 7420 application processor die is fabricated using a 12 metal layer including metal 0, replacement metal gate, 14 nm bulk finFET CMOS process. The device features a lightly doped p-type bulk silicon substrate having a <110> channel orientation, hafnium oxide/silicon oxide gate dielectric, dual band edge work function metal gates, tungsten contacts and metal 0, 10 levels of copper metallization, aluminum top metal (metal 11) redistribution layer and carbon-doped low-k dielectric (SiOC) inter-level dielectrics. A dual damascene copper process is used for all interconnect levels except for metal 0 (W) and metal 11 (Al).”¹³</p> <p>In April 2014, Defendants Samsung and GloFo announced “a new strategic collaboration to deliver global capacity for 14 nanometer (nm) FinFET process technology. For the first time, the industry’s most advanced 14nm FinFET technology will be available at both Samsung and GLOBALFOUNDRIES, giving customers the assurance of supply that can only come from true design compatibility at multiple sources across the globe. The new collaboration will leverage the</p>
--	--

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>companies' worldwide leading-edge semiconductor manufacturing capabilities, with volume production at Samsung's fabs in Hwaseong, Korea and Austin, Texas, as well as GLOBALFOUNDRIES' fab in Saratoga, New York." Upon information and belief, GloFo and Qualcomm Chips utilize the same or substantially similar FinFET architecture as in the Exynos 7420 processors. "Now, thanks to a strategic collaboration with GLOBALFOUNDRIES, 14nm FinFET production capabilities will soon reach worldwide scale."¹⁴</p>
a bulk silicon substrate;	<p>The Accused Instrumentality comprises a bulk silicon substrate.</p> <p>Defendant Samsung's Exynos 7420 SoC "is fabricated by a 14 nm process technology adopting finFET architecture with 12 levels of metallization (10 Cu, 1 Al, and 1 W), and a high-k dielectric replacement metal gate (HKMG) process on a bulk silicon substrate. The transistor's channel, source and drain regions are formed on a silicon fin protruding from the substrate, with the gate wrapped around three sides of the fin. The isolation trenches are likely formed using a two different depth etch process to facilitate the better isolation between adjacent finFET devices (set of fins) with deeper isolation trenches."¹⁵</p> <p>For example, the bulk silicon substrate is illustrated in the graphic below (left)¹⁶ and shown in the image below (right).¹⁷</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055




	<div style="display: flex; justify-content: space-around; align-items: center;">   </div> <p style="text-align: center;">3D FinFET Structure</p>
<p>a Fin active region which is a wall-shape single crystalline silicon on a surface of the bulk silicon substrate and connected to said bulk silicon substrate;</p>	<p>The Accused Instrumentality comprises a wall-shape single crystalline silicon Fin active region on a surface of the bulk silicon substrate and connected to the bulk silicon substrate.</p> <p>The Accused Instrumentality includes a Fin active region, on which the transistor's channel, source, and drain are located, formed on the bulk silicon substrate. "The Exynos 7420 is fabricated by a 14 nm process technology adopting finFET architecture with 12 levels of metallization (10 Cu, 1 Al, and 1 W), and a high-k dielectric replacement metal gate (HKMG) process on a bulk silicon substrate. The transistor's channel, source and drain regions are formed on a silicon fin protruding from the substrate, with the gate wrapped around three sides of the fin. The isolation trenches are likely formed using a two different depth etch process to facilitate the better isolation between adjacent finFET devices (set of fins) with deeper isolation trenches."¹⁸</p> <p>The Fin active region of the infringing device is comprised of single crystalline silicon. "The Samsung Exynos 7420 application processor is fabricated using a lightly doped bulk P-type monocrystalline Si substrate."¹⁹</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

For example, these features are illustrated in the graphic below.²⁰



They are also shown in the images below.²¹







EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



The Fin active regions of the infringing devices are wall-shaped. “A two-step etch process is used to define the fins and STIs. The fins are patterned by a 1st shallow trench isolation etch. A second etch is used to form the deep STI trenches between adjacent fin structures. The fins are likely formed using a sacrificial pad mask with a double patterning process (likely SADP, self-aligned double patterning).”²²

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



	 <p>The Fin active region is wall-shaped, monocrystalline silicon, and connected to the bulk silicon substrate.</p>
<p>a second oxide layer which is formed up to a certain height of the Fin active region from the surface of bulk silicon substrate;</p>	<p>The Accused Instrumentality comprises a second oxide layer, which is formed up to a certain height of the Fin active region, from the surface of bulk silicon substrate.</p> <p>For example, the second oxide layer (<i>i.e.</i>, Field Oxide) feature is illustrated in the graphic below.²³</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



It also shown in the images below.²⁴






EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>A second oxide layer is formed up to a desired height on the Fin active regions, on which a gate is formed. “The Samsung Exynos 7420 uses shallow trench isolation (STI) to provide isolation between the fin structures (devices) on the die and the trenches are filled with a single oxide (SiO₂). . . . After completion of deeper STI formation, the trenches are filled with oxide (SiO₂) and CMP planarized. The STI oxide fill is then etched back to expose the fins.”²⁵</p> <p>The second oxide layer is formed up from the surface of the bulk silicon substrate to a certain height of the Fin active region.</p>
a gate oxide layer which is formed on both side-walls of the Fin active region protruded from said second oxide layer;	<p>The Accused Instrumentality comprises a gate oxide layer, which is formed on both side-walls of the Fin active region, protruded from said second oxide layer.</p> <p>A high-κ dielectric is formed on the side-walls of the Fin active region, creating the gate oxide layer. “A high-k dielectric including thin interface oxide separates the fin from the metal gate on each of the three sides of the fin. The gate dielectric consists of ~0.8 nm interface dielectric SiO₂ and ~1.2 nm high-k dielectric HfO. The I/O transistor is observed to have a thicker interface dielectric SiO₂ as compared to the standard logic transistor. The metal gates are constrained to be parallel in one direction (across the fin direction) and have a contacted gate pitch about 78 nm and minimum gate length of 27 nm for PMOS and 30 nm for NMOS in standard logic area.”²⁶</p> <p>For example, the gate oxide layer is illustrated in the graphic below²⁷</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



It is also shown in the images below.²⁸





EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>“After removing sacrificial poly-Si gate, the gate dielectric layer is formed along the sidewall and a bottom surface of gate trench. The gate dielectric includes interface oxide (SiO₂) and high-k dielectric (HfO) likely grown by ALD process.”²⁹</p> <p>The gate oxide layer is formed on both side-walls of the Fin active region.</p>
a first oxide layer which is formed on the upper surface of said Fin active region with a thickness greater or equal to that of the gate oxide;	<p>The Accused Instrumentality comprises a first oxide layer, which is formed on the upper surface of the Fin active region, with a thickness greater or equal to that of the gate oxide.</p> <p>A first oxide layer is formed on the upper surface of the Fin active region from a high-κ dielectric. “A high-k dielectric including thin interface oxide separates the fin from the metal gate on each of the three sides of the fin. . . . The I/O transistor is observed to have a thicker interface dielectric SiO₂ as compared to the standard logic transistor.”³⁰</p> <p>For example, the first oxide layer, shown in the image below, has a thickness greater than or equal to the thickness of the gate oxide.³¹</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



	
<p>a gate which is formed on said first and second oxide layer;</p>	<p>The Accused Instrumentality comprises a gate, which is formed on the first and second oxide layers.</p> <p>A metal gate wraps around the sides and top of the Fin active region. “The Exynos 7420 is fabricated by a 14 nm process technology adopting finFET architecture with . . . a high-k dielectric replacement metal gate (HKMG) process on a bulk silicon substrate. The transistor’s channel, source and drain regions are formed on a silicon fin protruding from the substrate, with the gate wrapped around three sides of the fin.”³²</p> <p>“The Samsung Exynos 7420 application processor is fabricated using Samsung’s 1st generation finFET process technology in which a gate is wrapped around a thin three-dimensional silicon fin. The device employs multi-layered metal gates using a gate last process (RMG-replacement metal gate), epitaxial Si in the source/drains (S/D) of the NMOS finFETs and epitaxial silicon germanium (e-SiGe) in the PMOS S/Ds. Dual work function metal gates are used for PMOS and NMOS finFETs. A high-k dielectric including thin interface oxide separates the fin from the metal</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

gate on each of the three sides of the fin. The gate dielectric consists of ~0.8 nm interface dielectric SiO₂ and ~1.2 nm high-k dielectric HfO. The I/O transistor is observed to have a thicker interface dielectric SiO₂ as compared to the standard logic transistor. The metal gates are constrained to be parallel in one direction (across the fin direction) and have a contacted gate pitch about 78 nm and minimum gate length of 27 nm for PMOS and 30 nm for NMOS in standard logic area.³³

For example, the gate is illustrated in the graphic below.³⁴



It is also shown in the images below.³⁵

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


	 <p>The gate is formed on the first and second oxide layers.</p>
<p>a source/drain region which is formed on both sides of the Fin active region except where said gate overlaps with the Fin active region; and</p>	<p>The Accused Instrumentality comprises a source/drain region formed on both sides of the Fin active region, except where said gate overlaps with the Fin active region.</p> <p>“The transistor’s channel, source and drain regions are formed on a silicon fin protruding from the substrate”³⁶ “Source/drain regions of NMOS finFETs are anisotropically etched to form recess in the fin and embedded Si (eSi) is formed by selective epitaxial growth. The shape of eSi is more rounded compared to the diamond shaped eSiGe in PMOS source/drain regions.”³⁷</p> <p>For example, the source/drain region is depicted on both sides of the Fin active region, except where the gate overlaps the Fin active region, both in the graphic below (left)³⁸ and in the image below (right).³⁹</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


	 <p style="text-align: center;">3D FinFET Structure</p> <p>The diagram on the left is a 3D perspective view of a FinFET structure. It shows a central yellow rectangular block representing the channel, flanked by blue blocks labeled 'Source' on the left and 'Drain' on the right. Above the channel is a green block labeled 'Gate'. The entire structure sits on a grey base labeled 'Field Oxide Substrate'. To the right is a scanning electron micrograph (SEM) of a FinFET device. Labels in the SEM include 'Metal 1 (Cu)', 'Metal 0 (W)', 'Contact (W)', 'FinFET Transistor', 'Dummy Gate', and 'STI'. A scale bar at the bottom right indicates 200 nm. Technical data at the bottom left reads: 'SI-39332 10 Apr 2015 M-4207 LLS EHT = 5.00 kV'.</p>
<p>a contact region and a metal layer which are formed at said source/drain and gate contact region,</p>	<p>The Accused Instrumentality comprises a contact region and a metal layer, which are formed at said source/drain and gate contact region.</p> <p>For example, the Accused Instrumentality “is fabricated using a 12 metal layer including metal 0, replacement metal gate, 14 nm bulk finFET CMOS process. The device features a lightly doped p-type bulk silicon substrate having a <110> channel orientation, hafnium oxide/silicon oxide gate dielectric, dual band edge work function metal gates, tungsten contacts and metal 0, 10 levels of copper metallization, aluminum top metal (metal 11) redistribution layer and carbon-doped low-k dielectric (SiOC) inter-level dielectrics. A dual damascene copper process is used for all interconnect levels except for metal 0 (W) and metal 11 (Al).”⁴⁰</p> <p>As can be seen in the images below, the Accused Instrumentality includes contact regions and metal layers, which are formed at various source/drain and gate contact regions.⁴¹</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


	
<p>wherein the thickness of said gate oxide layer is between 0.5 nm and 10 nm, and the thickness of said first oxidation layer is between 0.5 nm and 200 nm.</p>	<p>In the Accused Instrumentality, the thickness of the gate oxide layer is between 0.5 nm and 10 nm, and the thickness of the first oxidation layer is between 0.5 nm and 200 nm.</p> <p>For example, in the Accused Instrumentality, “[a] high-k dielectric including thin interface oxide separates the fin from the metal gate on each of the three sides of the fin. The gate dielectric consists of ~0.8 nm interface dielectric SiO₂ and ~1.2 nm high-k dielectric HfO₂.”⁴²</p> <p>As shown in the image below, the gate oxide layer and first oxidation layer thicknesses employed in the Accused Instrumentality are between 0.5 nm and 10 nm, and between 0.5 nm and 200 nm, respectively.⁴³</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055




EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


Claim 2	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the width of said Fin active region lies in a range between 4 nm and 100 nm.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the Fin active region has a width that lies in a range between 4 nm and 100 nm.</p> <p>For example, as shown below, the width of the Fin active region lies in a range between 4 nm and 100 nm.⁴⁴</p> <div data-bbox="968 560 1541 1135"><p>A cross-sectional transmission electron micrograph (TEM) of a FinFET device. The image shows a central silicon fin (Si Fin) with a width of 14 nm. The fin is covered by a hafnium oxide (HfO) layer, which is in turn covered by a silicon dioxide (SiO₂) layer. The gate stack is labeled as NMOS Metal Gate. The substrate is labeled as STI. A scale bar indicates 10 nm. The image is labeled with 'TECHINSIGHTS' in the top left corner and '10 nm' in the bottom left corner. The image also contains the text '2010 SA 39444 01 Rev 2015' and 'LC'.</p></div>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


Claim 3	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the height of said Fin active region from the surface of said bulk silicon substrate lies in a range between 10 nm and 1000 nm.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the Fin active region has a height from the surface of the bulk silicon substrate that lies in a range between 10 nm and 1000 nm.</p> <p>For example, as shown below, the height of the Fin active region from the surface of the bulk silicon substrate lies in a range between 10 nm and 1000 nm.⁴⁵</p> 

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


Claim 4	Accused Instrumentalities
<p>The device as claimed in claim 3, wherein the height of said Fin active region from the surface of said second oxide layer is between 5 nm and 300 nm.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 3, in which the Fin active region has a height from the surface of the second oxide layer is between 5 nm and 500 nm.</p> <p>For example, as shown below, the height of the Fin active region from the surface of the second oxide layer is between 5 nm and 300 nm.⁴⁶</p>  <p>The image is a cross-sectional scanning electron micrograph (SEM) of a FinFET device. It shows a central silicon fin (Si Fin) with a height of 37 nm and a width of 14 nm. The fin is covered by a metal gate (NMOS Metal Gate) with a thickness of 49 nm. The fin is surrounded by a second oxide layer (SiO₂) and a first oxide layer (HfO). The device is situated on a substrate with a shallow trench isolation (STI) region. A scale bar of 10 nm is shown at the bottom left. The image is labeled 'TECHINSIGHTS' at the top left and 'STI' at the bottom right. Metadata at the bottom center includes '3-2010 SA 39444 01 Rev 2015 LG'.</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055


Claim 5	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the parasitic capacitance between said gate and bulk silicon substrate is reduced by selecting the thickness of said second oxidation layer to be between 20 nm and 800 nm.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which thickness of the second oxidation layer is selected to be between 20 nm and 800 nm, reducing the parasitic capacitance between the gate and bulk silicon substrate.</p> <p>For example, the thickness of the second oxidation layer shown in the image below is between 20 nm and 800 nm.⁴⁷</p> <div data-bbox="968 597 1541 1172"><p>A cross-sectional scanning electron micrograph (SEM) of a FinFET device. The image shows a central fin structure with a gate stack on top. Labels include: 'TECHINSIGHTS' at the top left; 'PMD' (Passivation Metal Dielectric) on the left; 'Contact (W)' (Contact via) on the right; 'PMOS Metal Gate' on the right side of the gate stack; 'CESL' (Conformal Etch Stop Layer) on the left side of the fin; 'STI' (Shallow Trench Isolation) in the center of the fin; 'STI Oxide' on the right side of the fin; and '85°' indicating the angle of the fin. Dimensions are marked: '49 nm' for the gate width, '34 nm' for the fin width, and '82 nm' for the fin height. A scale bar at the bottom left indicates '20 nm'. Metadata at the bottom includes 'J-2010 SI 39444 01 May 2015 LG'.</p></div> <p>The design in the Samsung FinFET Technology reduces the parasitic capacitance between the gate and bulk silicon substrate.⁴⁸</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



Claim 6	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the contact resistance is reduced by selecting the size of a contact region which is in contact with said metal layer to be greater than the width of said Fin active region and/or the length of said gate.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the size of the region in contact with the metal layer is selected to be greater than the width of the Fin active region and/or the length of the gate, reducing the contact resistance.</p> <p>For example, the size of a contact region which is in contact with the metal layer (below left) is greater than the width of the Fin active region (below right).⁴⁹ The design in the Samsung FinFET Technology reduces the contact resistance.</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;">   </div>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 7	Accused Instrumentalities
A double-gate FinFET device, comprising:	<i>See Claim 1, with respect to same preamble, page 1.</i>
a bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 5.</i>
a Fin active region which is a wall-shape single crystalline silicon on a surface of the bulk silicon substrate and connected to said bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 6.</i>
a second oxide layer which is formed up to a certain height of the Fin active region from the surface of bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 9.</i>
a gate oxide layer which is formed on both side-walls of the Fin active region protruded from said second oxide layer;	<i>See Claim 1, with respect to same element/limitation, page 11.</i>
a first oxide layer which is formed on the upper surface of said Fin active region with a	<i>See Claim 1, with respect to same element/limitation, page 13.</i>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

thickness greater or equal to that of the gate oxide;	
a gate which is formed on said first and second oxide layer;	<i>See Claim 1, with respect to same element/limitation, page 14.</i>
a source/drain region which is formed on both sides of the Fin active region except where said gate overlaps with the Fin active region; and	<i>See Claim 1, with respect to same element/limitation, page 16.</i>
a contact region and a metal layer which are formed at said source/drain and gate contact region,	<i>See Claim 1, with respect to same element/limitation, page 17.</i>
wherein the contact resistance is reduced by selecting the size of a contact region which is in contact with said metal layer to be greater than the width of said Fin active region, and/or the length of said gate,	<i>See Claim 6, with respect to same element/limitation, page 24.</i>
and selective epitaxial layer is grown on both sides (source/drain region) of the Fin	The Accused Instrumentality comprises a selective epitaxial layer, grown on both sides of the Fin active region except where the Fin active region overlaps with the gate in a self-aligned manner to

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

<p>active region except where said Fin active region overlaps with the gate in a self-aligned manner to the gate, in order to reduce parasitic source/drain resistance.</p>	<p>the gate, in order to reduce parasitic source/drain resistance.</p> <p>For example, the Accused Instrumentality “is fabricated using Samsung’s 1st generation finFET process technology in which a gate is wrapped around a thin three-dimensional silicon fin. The device employs multi-layered metal gates using a gate last process (RMG-replacement metal gate), epitaxial Si in the source/drains (S/D) of the NMOS finFETs and epitaxial silicon germanium (e-SiGe) in the PMOS S/Ds. Dual work function metal gates are used for PMOS and NMOS finFETs. A high-k dielectric including thin interface oxide separates the fin from the metal gate on each of the three sides of the fin. The gate dielectric consists of ~0.8 nm interface dielectric SiO₂ and ~1.2 nm high-k dielectric HfO. The I/O transistor is observed to have a thicker interface dielectric SiO₂ as compared to the standard logic transistor. The metal gates are constrained to be parallel in one direction (across the fin direction) and have a contacted gate pitch about 78 nm and minimum gate length of 27 nm for PMOS and 30 nm for NMOS in standard logic area. . . . Strain silicon techniques for stressing the transistor channels are employed including SEG (selective epitaxial growth) layers in the S/Ds such as embedded SiGe (eSiGe) in PMOS and embedded Si (eSi) in NMOS. NMOS devices are assumed to have a tensile stress in the channels of the transistors while PMOS transistors are assumed to include a compressive stress in the channel. Transistors are aligned to the <110> substrate channel orientation. The sidewall structures of both PMOS and NMOS transistors are made of SiOCN deposited conformably and etched back anisotropically to make gate spacers.”⁵⁰</p> <p>The selective epitaxial layers in the Accused Instrumentality is shown below.⁵¹</p>
---	---

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055




EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

	<p>The epitaxial layers are located on both sides (source/drain region) of the Fin active region except where the Fin active region overlaps with the gate, in a self-aligned manner to the gate.⁵² The use of the selective epitaxial layers in this manner reduces parasitic source/drain resistance.</p>
--	--

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 9	Accused Instrumentalities
<p>The device as claimed in claim 7, wherein said selective epitaxial layer is grown by depositing a dielectric layer, and anisotropically etching as much as the thickness of the dielectric layer and the height of the Fin active region protruding above the second oxide layer, and taking the silicon which is exposed at side-walls of the Fin active region except the vicinity where the Fin active region and gate meets and a poly-silicon gate, as seeds.</p>	<p>Upon information and belief, the Accused Instrumentality comprises a FinFET device, as claimed in claim 7, in which the selective epitaxial layer is grown by depositing a dielectric layer, and anisotropically etching as much as the thickness of the dielectric layer and the height of the Fin active region protruding above the second oxide layer, and taking the silicon which is exposed at side-walls of the Fin active region except the vicinity where the Fin active region and gate meets and a poly-silicon gate, as seeds. Discovery is expected to uncover additional evidence of infringement of claim 9 by the Accused Instrumentalities.</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 10	Accused Instrumentalities
<p>The device as in any one of claims 7, wherein the material for said selective epitaxial layer is selected from the group consisting of a single crystalline silicon, single crystalline SiGe, single crystalline Ge, poly-silicon, and poly SiGe.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 7, in which the material for the selective epitaxial layer is selected from the group consisting of a single crystalline silicon, single crystalline SiGe, single crystalline Ge, poly-silicon, and poly SiGe.</p> <p>For example, in the Accused Instrumentality, “[s]train silicon techniques for stressing the transistor channels are employed including SEG (selective epitaxial growth) layers in the S/Ds such as embedded SiGe (eSiGe) in PMOS and embedded Si (eSi) in NMOS.”⁵³</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 11	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein said doping junction depth for the source/drain formed in said Fin active region, when the upper surface of said second oxide layer is taken as a reference level (0 nm), is around 0 nm to 50 nm above the reference level.</p>	<p>Upon information and belief, the Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the doping junction depth for the source/drain formed in said Fin active region, when the upper surface of the second oxide layer is taken as a reference level of 0 nm, is around 0 nm to 50 nm above the reference level. Discovery is expected to uncover additional evidence of infringement of claim 11 by the Accused Instrumentalities.</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 12	Accused Instrumentalities
The device as claimed in claim 1, wherein said doping junction depth for the source/drain formed in said Fin active region, when the upper surface of said second oxide layer is taken as a reference level (0 nm), is around 0 nm to -50 nm below the reference level.	Upon information and belief, the Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the doping junction depth for the source/drain formed in the Fin active region, when the upper surface of said second oxide layer is taken as a reference level of 0 nm, is around 0 nm to -50 nm below the reference level. Discovery is expected to uncover additional evidence of infringement of claim 12 by the Accused Instrumentalities.


EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 13	Accused Instrumentalities
A double-gate FinFET device, comprising:	<i>See Claim 1, with respect to same preamble, page 1.</i>
a bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 5.</i>
a Fin active region which is a wall-shape single crystalline silicon on a surface of the bulk silicon substrate and connected to said bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 6.</i>
a second oxide layer which is formed up to a certain height of the Fin active region from the surface of bulk silicon substrate;	<i>See Claim 1, with respect to same element/limitation, page 9.</i>
a gate oxide layer which is formed on both side-walls of the Fin active region protruded from said second oxide layer;	<i>See Claim 1, with respect to same element/limitation, page 11.</i>
a first oxide layer which is formed on the upper surface of said Fin active region with a	<i>See Claim 1, with respect to same element/limitation, page 13.</i>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

thickness greater or equal to that of the gate oxide;	
a gate which is formed on said first and second oxide layer;	<i>See Claim 1, with respect to same element/limitation, page 14.</i>
a source/drain region which is formed on both sides of the Fin active region except where said gate overlaps with the Fin active region; and	<i>See Claim 1, with respect to same element/limitation, page 16.</i>
a contact region and a metal layer which are formed at said source/drain and gate contact region,	<i>See Claim 1, with respect to same element/limitation, page 17.</i>
wherein the resistance of said Fin active region is reduced by enlarging the width of said Fin active region within the oxidation layer as it approaches the bulk silicon substrate.	<p>In the Accused Instrumentality, the width of the Fin active region is enlarged as it approaches the bulk silicon substrate within the oxidation layer, reducing the resistance of the Fin active region.</p> <p>For example, in the Accused Instrumentality, this feature is shown in the image below.⁵⁴</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



The width of the Fin active region increases as it approaches the bulk silicon substrate within the oxidation layer. The design in the Samsung FinFET Technology reduces the resistance of the Fin active region.

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055



Claim 14	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the shape of said Fin active region is a trapezoid where the width of the upper section is narrow and the lower section is wide.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the shape of the Fin active region is a trapezoid where the width of the upper section is narrow and the lower section is wide.</p> <p>For example, the width of the Fin active region shown in the image below is narrow in the upper section and wide in the lower section, in a trapezoidal shape (see below).⁵⁵</p> <div data-bbox="676 597 1251 1172"><p>TECHINSIGHTS</p><p>Labels: PMD, Contact (W), PMOS Metal Gate, CESL, STI, STI Oxide.</p><p>Dimensions: 49 nm (gate width), 34 nm (gate height), 82 nm (fin height), 85° (fin angle).</p><p>Scale bar: 20 nm</p><p>Metadata: J-2010 SI 39444 01 May 2015 LG</p></div> <div data-bbox="1287 597 1862 1172"><p>TECHINSIGHTS</p><p>Labels: Metal Gate (W), HfO₂, SiO₂, Si Fin, STI.</p><p>Dimensions: 49 nm (gate width), 32 nm (gate height), 85 nm (fin height), 16 nm (fin width), 38 nm (fin width at top), ~7 nm (fin width at top).</p><p>Scale bar: 20 nm</p><p>Metadata: J-2010 SI 39444 18 Apr 2015 LG</p></div>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 15	Accused Instrumentalities
<p>The device as claimed in claim 1, wherein the two top corners of said Fin active region are chamfered through an oxidation and etching, or (and) annealing process in a hydrogen atmosphere.</p>	<p>The Accused Instrumentality comprises a FinFET device, as claimed in claim 1, in which the top corners of the Fin active region are chamfered through oxidation and etching and/or annealing process in a hydrogen atmosphere.⁵⁶</p> <p>For example, the two top corners of the Fin active region shown in the Accused Instrumentality are “rounded and thinned,” as shown below.⁵⁷</p> <div data-bbox="961 592 1543 1177" data-label="Image"> </div> <p>“Rounding the fins improves transistor performance by reducing the probability of TDDB (time dependent dielectric breakdown) due to sharp corners and increased electric fields. Thinned fin might provide better electrostatic control from the metal gate.”⁵⁸</p>

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 16	Accused Instrumentalities
The device as claimed in claim 2, wherein the height of said Fin active region from the surface of said bulk silicon substrate lies in a range between 10 nm and 1000 nm.	See Claim 3, with respect to same element/limitation, page 21.

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 17	Accused Instrumentalities
The device as claimed in claim 16, wherein the height of said Fin active region from the surface of said second oxide layer is between 5 nm and 300 nm.	See Claim 4, with respect to same element/limitation, page 22.

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

Claim 19	Accused Instrumentalities
The device as claimed in claim 9, wherein the material for said selective epitaxial layer is selected from the group consisting of a single crystalline silicon, single crystalline SiGe, single crystalline Ge, poly-silicon, and poly SiGe.	See Claim 10, with respect to same element/limitation, page 31.

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

¹ *Samsung-GlobalFoundries 14nm Collaboration*, GLOBALFOUNDRIES (Apr. 2014), <http://globalfoundries.com/docs/default-source/PDF/samsung-globalfoundries-14nm-collaboration---final.pdf>.

² *Exynos 8 Octa (8890)*, SAMSUNG, http://www.samsung.com/semiconductor/minisite/Exynos/w/solution/mod_ap/8890/ (last visited Sep. 16, 2016).

³ Kelvin Low, *Not all FinFETs Are Created Equal*, SAMSUNG (Apr. 17, 2014), <http://www.samsung.com/semiconductor/insights/article/20683/>.

⁴ *Samsung Announces Mass Production of 2nd Generation 14-Nanometer FinFET Logic Process Technology*, SAMSUNG (Jan. 14, 2016), <http://www.samsung.com/semiconductor/about-us/news/24581/>.

⁵ *Id.*

⁶ *Id.*

⁷ *Id.*

⁸ *Id.*

⁹ Low, *supra* note 3.

¹⁰ *Exynos 7 Octa (7870)*, SAMSUNG, http://www.samsung.com/semiconductor/minisite/Exynos/w/solution/mod_ap/7870/ (last visited Sep. 16, 2016); *Samsung Mass Produces 14-Nanometer Exynos Processor with Full Connectivity Integration*, SAMSUNG (Aug. 30, 2016), <https://news.samsung.com/global/samsung-mass-produces-14-nanometer-exynos-processor-with-full-connectivity-integration> (“Exynos 7570, with four Cortex-A53 cores in 14nm, delivers 70 percent improvements in CPU performance and 30 percent improvement in power efficiency when compared to its predecessor built on 28nm.”).

¹¹ TECHINSIGHTS, 14 NM NODE SAMSUNG EXYNOS 7 7420 SOC (2016) at 28.

¹² *Id.* at xv; *see generally id.* at xvi-xviii.

¹³ *Id.* at 17.

¹⁴ Low, *supra* note 3; *Exynos 7 Octa (7420)*, SAMSUNG, http://www.samsung.com/semiconductor/minisite/Exynos/w/solution/mobile_ap/7420/ (last visited Sep. 8, 2016).

¹⁵ TECHINSIGHTS, *supra* note 11, at xv (“Samsung’s Exynos 7420 SoC [is] fabricated using Samsung’s first generation bulk finFET technology at a 14 nm lithographic node.”); *see also* TECHINSIGHTS at xvii (“Lightly doped bulk P-type silicon (Si) substrate.”), 17 (“The device features a lightly doped p-type bulk silicon substrate having a <110> channel orientation, hafnium oxide/silicon oxide gate dielectric, dual band edge work function metal gates, tungsten contacts and metal 0, 10 levels of copper metallization, aluminum top metal (metal 11) redistribution layer and carbon-doped low-k dielectric (SiOC) inter-level dielectrics.”), 19 (“The Samsung Exynos 7420 application processor is fabricated using a lightly doped bulk P-type monocrystalline Si substrate.”).

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

¹⁶ *Exynos 7 Octa* (7420).

¹⁷ TECHINSIGHTS at 71.

¹⁸ *Id.* at xv; *see also id.* at 51 (“Three dimensional finFET with silicon fin, replacement metal gate (RMG) process and high-k dielectric are used for NMOS transistors.”), 23 (“The Samsung Exynos 7420 uses shallow trench isolation (STI) to provide isolation between the fin structures (devices) on the die and the trenches are filled with a single oxide (SiO₂). The Exynos 7420 adopts a two-step etch process to define the fins (1st shallower etch) and a second etch to define deeper STI trenches. The deeper isolation trenches are likely self-aligned to the sidewall edges of the adjacent finFET devices. Parasitic conduction path between finFET devices can be lowered by adoption of deeper STI since electrical isolation between devices is improved using this kind of deep isolation trenches. Pad oxide/nitride mask layers are likely used to pattern the trenches into the substrate, as is typical of most STI processes. A patterning of the fins likely uses a spacer-based double patterning. After completion of deeper STI formation, the trenches are filled with oxide (SiO₂) and CMP planarized. The STI oxide fill is then etched back to expose the fins.”).

¹⁹ *Id.* at 19.

²⁰ *Strong 14nm FinFET Logic Process and Design Infrastructure for Advanced Mobile SOC Applications*, SAMSUNG (2013), <http://www.samsung.com/us/samsungsemiconductor/pdfs/14nm-Foundry-032013.pdf>.

²¹ TECHINSIGHTS at 23-24, 88.

²² *Id.* at 25-26 (“An additional etch process was likely used to form the top portions of the fins which are thinner with respect to the lower fin portions. This may have been achieved by oxidizing the fins, then stripping off the oxides to create the fins with narrower upper portions.”).

²³ *Exynos 7 Octa* (7420).

²⁴ TECHINSIGHTS at 71, 30 (respectively).

²⁵ *Id.* at 23 (“The Exynos 7420 adopts a two-step etch process to define the fins (1st shallower etch) and a second etch to define deeper STI trenches. The deeper isolation trenches are likely self-aligned to the sidewall edges of the adjacent finFET devices. Parasitic conduction path between finFET devices can be lowered by adoption of deeper STI since electrical isolation between devices is improved using this kind of deep isolation trenches. Pad oxide/nitride mask layers are likely used to pattern the trenches into the substrate, as is typical of most STI processes. A patterning of the fins likely uses a spacer-based double patterning.”); *see also id.* at xvii (“1st shallow trench isolation (STI) used to define fin and additional deeper STI to provide better isolation between finFET devices. Single oxide (SiO₂) is filled in defined STI and CMP planarization. Recess etch to expose sidewall of fin and form lateral shallow trench isolation, STI.”).

²⁶ *Id.* at 40; *see also id.* at 17 (“The Samsung Exynos 7420 application processor . . . features a lightly doped p-type bulk silicon substrate having a <110> channel orientation, hafnium oxide/silicon oxide gate dielectric, dual band edge work function metal gates, tungsten contacts and metal 0, 10 levels of copper metallization, aluminum top metal (metal 11) redistribution layer and carbon-doped low-k dielectric (SiOC) inter-level dielectrics.”).

²⁷ *Samsung-GlobalFoundries 14nm Collaboration*.

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

²⁸ TECHINSIGHTS at 30, 69.

²⁹ *Id.* at 51; *see also id.* at 90 (“The I/O transistors of the Exynos 7420 share all the same processes and structures as their transistors in the logic region. In order to operate at a higher voltage, the I/O transistor employs a thicker silicon gate oxide (SiO₂) while using the same high-k dielectric thickness as logic and larger gate length.”), 241 (“High-k last HfO/SiO₂ gate dielectric stack and dual gate oxide process between standard logic transistor, SRAM, and I/O transistor including other higher V_{th} transistors.”).

³⁰ *Id.* at 40; *see also id.* at 241 (“High-k last HfO/SiO₂ gate dielectric stack and dual gate oxide process between standard logic transistor, SRAM, and I/O transistor including other higher V_{th} transistors.”).

³¹ *Id.* at 40, 50.

³² *Id.* at xv (“PMOS metal gate stacks consist of AlTiN work function adjustment layer, AlTiC, metal oxide (likely AlTiO), TiN capping layer and W gate filling metal. W is not filled in the narrow space of gate trenches in standard logic PMOS transistors including SRAM PMOS pull-up transistors. AlTiN PMOS work function layer is likely removed from NMOS transistors prior to depositing NMOS work function adjustment layer (AlTiC). NMOS metal gate stacks start with remnant AlTiN PMOS work function layer, AlTiC NMOS work function layer, metal oxide (likely AlTiO), TiN capping layer and W gate filling metal.”).

³³ *Id.* at 40; *see also id.* at xv (“The finFET channel is oriented to the <110> directions with minimum gate length 27 nm for PMOS transistor and 30 nm for NMOS transistor in logic region. . . . The device features a 78 nm minimum observed contacted gate pitch, 49 nm minimum observed fin pitch and 0.08 μm² minimum observed 6T SRAM cell area.”).

³⁴ *Samsung-GlobalFoundries 14nm Collaboration*.

³⁵ TECHINSIGHTS at 28, 23 (respectively).

³⁶ *Id.* at xv (“Embedded SiGe in PMOS source/drain regions apply compressive strain to transistor P-channel to increase holes [*sic*] mobility and improve transistor performance.”); *see also id.* at 40 (“Strain silicon techniques for stressing the transistor channels are employed including SEG (selective epitaxial growth) layers in the S/Ds such as embedded SiGe (eSiGe) in PMOS and embedded Si (eSi) in NMOS.”), 100 (“The source and drain epitaxial layers are the same as the standard logic (eSi for NMOS and eSiGe PMOS).”).

³⁷ *Id.* at 64; *see also id.* at 130 (“Contact to PMOS source/drain region is formed on an elevated SiGe island that is epitaxially grown in the recessed fin. Contact to NMOS source/drain region is formed on a raised Si island formed by epitaxial growth in the fin recess.”).

³⁸ *Exynos 7 Octa (7420)*.

³⁹ TECHINSIGHTS at xv, 44.

⁴⁰ *Id.* at 17; *see also id.* at 40 (“The Samsung Exynos 7420 application processor [*sic*] is fabricated using Samsung’s 1st generation finFET process technology in which a gate is wrapped around a thin three-dimensional silicon fin. The device employs multi-layered metal gates using a gate last process (RMG-replacement metal gate), epitaxial Si in the source/drains (S/D) of the NMOS finFETs and epitaxial silicon germanium (e-SiGe) in

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

the PMOS S/Ds. Dual work function metal gates are used for PMOS and NMOS finFETs. A high-k dielectric including thin interface oxide separates the fin from the metal gate on each of the three sides of the fin. The gate dielectric consists of ~0.8 nm interface dielectric SiO₂ and ~1.2 nm high-k dielectric HfO. The I/O transistor is observed to have a thicker interface dielectric SiO₂ as compared to the standard logic transistor. The metal gates are constrained to be parallel in one direction (across the fin direction) and have a contacted gate pitch about 78 nm and minimum gate length of 27 nm for PMOS and 30 nm for NMOS in standard logic area.”), 65 (“A stack of metal 0 (W) and contact (W) is used for contacting to source/drain eSi regions.”).

⁴¹ *Id.* at 72, 124.

⁴² *Id.* at 40; *see also id.* at 241 (“High-k last HfO/SiO₂ gate dielectric stack and dual gate oxide process between standard logic transistor, SRAM, and I/O transistor including other higher V_{th} transistors . . . 1.2 nm/0.8 nm (HfO/SiO₂) in the core logic and SRAM transistors . . . 1.2 nm/3.8 nm (HfO/SiO₂) in the higher voltage I/O transistors.”).

⁴³ *Id.* at 50.

⁴⁴ *Id.* at 49.

⁴⁵ *Id.* at 28.

⁴⁶ *Id.* at 49.

⁴⁷ *Id.* at 28.

⁴⁸ *Id.* at 23 (“The Samsung Exynos 7420 uses shallow trench isolation (STI) to provide isolation between the fin structures (devices) on the die and the trenches are filled with a single oxide (SiO₂). The Exynos 7420 adopts a two-step etch process to define the fins (1st shallower etch) and a second etch to define deeper STI trenches. The deeper isolation trenches are likely self-aligned to the sidewalls edges of the adjacent finFET devices. Parasitic conduction path between finFET devices can be lowered by adoption of deeper STI since electrical isolation between devices is improved using this kind of deep isolation trenches.”).

⁴⁹ *Id.* at 119, 49 (respectively).

⁵⁰ *Id.* at 40; *see also id.* at xvii (“Pattern and expose NMOS S/D; etch to form silicon cavity; Si selective epitaxial growth (likely in-situ doped). Pattern and expose PMOS S/D; etch to form silicon cavity; SiGe selective epitaxial growth (likely in-situ doped), graded Ge concentration from top to bottom.”).

⁵¹ *Id.* at 64, 72, 47 (respectively).

⁵² *Id.* at 40; *see also id.* at 130 (“Contact to NMOS source/drain region is formed on a raised Si island formed by epitaxial growth in the fin recess.”), 47 (“Epitaxially formed e-Si regions are used in the NMOS source/drain regions.”), 100 (“The source and drain epitaxial layers are the same as the standard logic (eSi for NMOS and eSiGe PMOS).”), 64 (“Source/drain regions of NMOS finFETs are anisotropically etched to form

EXHIBIT B
Infringement Chart for U.S. Patent No. 6,885,055

recess in the fin and embedded Si (eSi) is formed by selective epitaxial growth. The shape of eSi is more rounded compared to the diamond shaped eSiGe in PMOS source/drain regions.”).

⁵³ *Id.* at 40.

⁵⁴ *Id.* at 28; *see also id.* at 23 (“The fin thickness and fin pitches observed from both NMOS and PMOS device are likely uniform. Exposed fins are likely rounded and thinned. Rounding the fins improves transistor performance by reducing the probability of TDDB (time dependent dielectric breakdown) due to sharp corners and increased electric fields. Thinned fin might provide better electrostatic control from the metal gate.”).

⁵⁵ *Id.* at 28, 30.

⁵⁶ *Id.* at 26.

⁵⁷ *Id.* at 27.

⁵⁸ *Id.* at 23.